منابع مشابه
Design of Low Power Pipelined RISC Processor
This paper presents the design and implementation of a low power pipelined 32-bit RISC Processor. The various blocks include the Fetch, Decode, Execute and Memory Read / Write Back to implement 4 stage pipelining. In this paper, low power technique is proposed in front end process. Modified Harvard Architecture is used which has distinct program memory space and data memory space. Low power con...
متن کاملA fuzzy RISC processor
In this paper, we describe application-specific extensions for fuzzy processing to a general purpose processor. The application-specific instruction set extensions were defined and evaluated using hardware/software codesign techniques. Based on this approach, we have extended the MIPS instruction set architecture with only a few new instructions to significantly speed up fuzzy computation with ...
متن کاملDesign Verification of a Super-Scalar RISC Processor
This paper provides an overview of the design veriJcation methodology for HaL’s Sparc64 processor development. This activity covered approximately two and a hrf years of design development time. Objectives and challenges are discussed and the verification methodology is described. Monitoring mechanisms that give high observability to intemal design states, novel features that increase the simul...
متن کاملVerification of Risc-v Processor Using Uvm Testbench
1.2 ECE Department, JNTU HYDERABAD(INDIA) ABSTRACT RISC-V (pronounced "risk-five") is a new, open, and completely free general-purpose instruction set architecture (ISA) developed at UC Berkeley. It is designed to be useful in modern computerized devices such as warehouse-scale cloud computers, high-end mobile phones and the smallest systems. The RISC-V instruction set is for practical computer...
متن کاملEnergy Efficient Dual Issue Embedded Processor
While energy efficiency is essential to extend the battery life of embedded devices, performance cannot be ignored. High performance superscalar embedded processors are more energy efficient than low performance scalar processors, however, they consume more power which is very limited in battery operated deeply embedded industrial devices. In this paper we propose an energy efficient dual issue...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Physics: Conference Series
سال: 2020
ISSN: 1742-6588,1742-6596
DOI: 10.1088/1742-6596/1693/1/012192